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DIGITAL-TO-ANALOG CONVERTER WITH 
PROGRAMMABLE FLOATING GATE 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application is a continuation of U.S. patent applica-
tion Ser. No. 10/446,087 entitled "FLOATING-GATE REF-
ERENCE CIRCUIT" filed on May 27, 2003 (now U.S. Pat. 
No. 7,034,603, issued Apr. 25, 2006), which is hereby incor-
porated by reference in its entirety. This application is related 
to commonly assigned Non-Provisional Application entitled, 
"CURRENT MIRROR WITH PROGRAMMABLE FLOAT-
ING GATE," filed concurrently herewith on Jan. 5, 2006, and 
accorded Ser. No. 11/326,833 (now U.S. Pat. No. 7,288,985, 
issued Oct. 30, 2007), and to co-pending commonly assigned 
Non-Provisional Application entitled, "ANALOG-TO-DIGI-
TAL CONVERTER WITH PROGRAMMABLE FLOAT-
ING GATE," filed concurrently herewith on Jan. 5, 2006, and 
accorded Ser. No. 11/326,832. 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
The U.S. goverrnnent may have a paid-up license in this 
invention and the right in limited circumstances to require the 
patent owner to license others on reasonable terms as pro-
vided for by the terms of Grant No. EIA-00831 72 awarded by 
the National Science Foundation of the United States. 
TECHNICAL FIELD 
The present disclosure generally relates to the field of 
digital-to-analog converter circuits. More specifically, the 
disclosure relates to a digital-to-analog converter with a pro-
grammable floating gate. 
BACKGROUND OF THE INVENTION 
2 
over a large number ofICs can become an expensive process, 
potentially resulting in the creation of an undesirable trade-
off between circuit performance and cost. 
In contrast to a fixed-value reference voltage node, a vari-
able-value reference voltage node can be created by using a 
variable resistor that is also referred to as a potentiometer. A 
variable resistor permits a circuit-user the flexibility to vary 
the value of the variable resistor, thereby allowing program-
ming of a reference voltage value based on specific require-
10 ments. Such requirements may be of a variable nature 
depending upon the needs of a multiplicity of customers or 
upon the multiplicity of needs of one customer, at any time 
subsequent to manufacture of the variable resistor. While 
user-controlled prograniming of a reference voltage node by 
15 the use of a potentiometer, provides an advantage in terms of 
flexibility-of-use, one shortcoming in doing so, relates to the 
possibility of accidental misadjustment of the potentiometer 
thereby leading to potential circuit malfunction. 
Electronically-controlled potentiometers have been imple-
20 mented inside ICs to a limited extent. But the use of such 
electronically-controlled potentiometers in conjunction with 
additional circuitry inside the same IC is relatively uncom-
mon and may not be typically carried out in a cost-effective 
manner. For example, it is fairly untypical to provide an 
25 electronic potentiometer as a part of a variable-value refer-
ence voltage node, such a voltage node being in tum used in 
conjunction with a comparator circuit inside the same IC. As 
is known in the art, comparator circuits are used in many 
applications, including converter circuits such as analog-to-
30 digital converters. 
In addition to a reference voltage node, the second class of 
reference circuit used in various applications such as com-
parators and converters, is often referred to as a reference 
current source. A reference current source is typically created 
35 from a transistor circuit that incorporates one or more volt-
ages and one or more resistors. The resistor values are 
selected either by selecting suitable fixed-value discrete resis-
tors or by selecting suitable potentiometers, to generate 
appropriate currents in the transistor circuit. One example of 
40 a circuit used as a reference current source is known in the art Two classes of reference circuits that are used in electronic 
circuits may be generally referred to as "reference voltage 
nodes" and "reference current sources." A fixed-value refer-
ence voltage node can be created by using fixed-value discrete 
resistors configured in a resistive divider circuit. The accu-
racy of the reference voltage created by such a resistive 45 
divider circuit is determined by the accuracy of the fixed-
value resistors and the accuracy of the voltage source(s) con-
nected to the resistors. The accuracy of a fixed-value resistor 
as a current mirror circuit. The shortcomings related to resis-
tors, described earlier with reference to voltage sources is also 
largely applicable to reference current sources. 
Applications that use reference voltage nodes and refer-
ence current sources will be described in more detail using 
prior art figures. One such prior art figure, FIG. 1 illustrates an 
analog-to-digital converter (ADC). While such an ADC can 
be constructed using discrete devices, such as multiple volt-
age comparators and resistors that are placed upon a PCB, an is typically defined by a tolerance parameter that specifies the 
allowable variation of resistance from a nominal resistance 50 
value. For example, a 100 ohm, 10% resistor may be used in 
ADC is often constructed using devices fabricated upon a 
substrate inside an IC. The IC packaging provides numerous 
benefits, yet suffers from the resistor-related handicaps out-
lined earlier. For example, the accuracy of each of reference 
voltage values V re)n) through V re)O) used in the ADC circuit, 
a circuit that permits a variation in resistance between 90 and 
110 ohms, while a 100 ohm, 1 % resistor may be used in a 
circuit that only permits a variation in resistance between 99 
and 101 ohms. 55 is dependent upon the accuracy of each of the resistors, 
thereby requiring a comparatively expensive trimming pro-
cess during manufacture. Additionally, once the IC has been 
manufactured, the reference voltage values cannot be 
changed because the resistors carmot be readily modified to 
The tolerance parameter of a resistor is controlled by sev-
eral factors, one of which relates to a trimming procedure 
performed during manufacture of the resistor. The trimming 
procedure is used to remove excess resistive material from a 
resistor so as to produce a nominally accurate resistance 
value. Such a trimming procedure is applicable not only to 
discrete resistors but also to planar resistors such as those that 
are employed on a printed circuit board (PCB) or embedded 
inside integrated circuit (IC) packages. For example, the 
resistors of a reference voltage node wherein the node is a part 65 
of a larger circuit inside an IC, may be trimmed to obtain a 
desired reference voltage. Such trimming when carried out 
60 create other resistance values. 
One example of a reason for desiring a change in reference 
voltage values may arise out of a change in user requirement 
that necessitates conversion of a linear ADC to a non-linear 
ADC. In one example of a prior-art linear ADC, each of the 
resistor values is selected to be identical, thereby creating a 
multiplicity of reference voltages such that the voltage differ-
ence between any one voltage reference node and its neigh-
US 7,408,397 B2 
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boring voltage reference node remains identical throughout 
the resistive divider chain. For example, if the difference 
between vre}n) and vre}n-1) is 0.5\7, the difference between 
vre}n-1) and vre}n-2) will also be 0.5V. 
4 
On the other hand, in a non-linear ADC, each of the resistor 
values will be scaled suitably to produce a multiplicity of 
reference voltages such that the voltage difference between 
any one voltage reference node and its neighboring voltage 
reference node is different from a second voltage reference 
node and its neighboring voltage reference node. For 
example, if the difference between vre}n) and vre}n-1) is 
0.5\7, the difference between vre}n-1) and vre}n-2) may be 
set at 1.5V -a scaling factorof3. Such a non-linear ADC will 
consequently require setting the values of the resistors to 
non-identical values. 
output voltage that reflects the state of the digital input signal. 
DAC 400 uses n binarily weighted current sources I0 , Ij2, 
Ij21 , Ij22 , ... Ij2n- 1 that are switched to the output by n 
transistors 405, 410, . .. 415. The most significant bit (MSB) 
of the digital input signal determines the state of transistor 
405 that switches the I0 current, while the least significant bit 
(LSB) of the digital input signal determines the state of tran-
sistor 415 that switches the Ij2n-l current. The analog output 
current MI0 , which is the sum of the currents through transis-
lO tors 405, 410, ... and 415 for any particular digital input 
signal, is usually converted into the analog output voltage by 
an amplifier 420. Analog output current MI0 is scaled to be 
proportional to Irefthe reference current that is generated by a 
15 current mirror circuit (not shown). 
Transistors 405, 410, and 415 constitute three of the n 
transistors used in DAC 400. These transistors are typically 
metal oxide semiconductor field-effect transistors (MOS-
FET). The value of the drain current through any one of these 
20 transistors is determined by the applied gate voltage and the 
source-gate-drain geometry of the device. One of the param-
eters that determine the relationship between gate voltage and 
drain current is termed the width/length (W/L) ratio of the 
channels that define the source, drain, and gate inside the 
FIG. 2 illustrates one exemplary embodiment of a prior art 
digital-to-analog converter (DAC) 200, which accepts a 
multi-bit digital input signal and produces an analog output 
voltage that reflects the state of the digital input signal. DAC 
200 incorporates n binarily weighted current sources I0 , Ij2, 
Ij21 , Ij22 , ... Ij2n- 1 that are switched to the output by n 
current switches located in current switcher 205. The most 
significant bit (MSB) of the digital input signal determines 
the state of the switch that switches the I0 current, while the 
least significant bit (LSB) of the digital input signal deter-
mines the state of the switch that switches the Ij2n-l current. 
When used as a current-multiplying DAC, it is common for a 
precision current mirror circuit 215 to generate reference 
current Irefl which is directly related to the output precision 
current MI0 • The analog output current MI0 is usually con- 30 
verted into the analog output voltage by an amplifier 220. 
25 MOSFET. Typically, if a certain drain current is obtained for 
a particular value of gate voltage, the drain current can be 
doubled with the gate voltage remaining unchanged, if the 
(W/L) ratio of the MOSFET is doubled. 
As an example, transistor 410 is a MOSFET with a drain 
current of (Ij2) for a given gate voltage. The gate voltage in 
this case will be the digital bit that is one less than the MSB. 
Transistor 410 is shown in FIG. 4 as having a (W/L) ratio 
equal to (r- 1 (W/L)). Transistor405 has a gate voltage which 
is identical to the gate voltage applied to transistor 410, 
because it is equal to a second digital bit (the MSB). Therefore 
to obtain a drain current in transistor 405 equal to (I0 ), which 
is double the drain current (Ij2) through transistor 410, tran-
sistor 405 is typically configured to have a (W /L) equal to (2n 
(W/L)). This (W/L) ratio of transistor 405 is twice the (W/L) 
Current mirror 215 uses two transistors 216 and 217 that 
are connected to each other such that current Iref through 
transistor 216 is "mirrored" by current Irefthrough transistor 
217. While FIG. 2 does not show resistors incorporated into 35 
the current mirror circuit 215, most practical applications 
utilize collector and/or emitter resistors that influence the 
value of the Irefcurrent. The use of these resistors lead to the 
limitations described earlier, including limitations such as 
trimming costs and lack of user-programmability. 40 ratio of transistor 410. 
FIG. 3 show further details of current switcher 205 and the 
weighted current generator 210 of FIG. 2. Transistors 312 and 
314 constitute one of several differential comparators inside 
current switcher 205. The LSB of the digital input signal 
controls the switching of a fractional value of the overall 45 
current (MI0 ) through transistor 312. The fractional value, 
which equals (Ij2n-l ), is determined by the value of emitter 
resistor 316 inside the weighted current generator 210. 
Transistors 322 and 318 constitute a second one of the 
several differential comparators inside current switcher 205. 50 
The MSB of the digital input signal controls the switching of 
a fractional value of the overall current (MI0 ) through tran-
sistor 318. The fractional value, which equals (I0 ), is deter-
mined by the value of emitter resistor 324 inside the weighted 
current generator 210. The sum total of currents that is pro- 55 
duced at any instance by the various transistors that have been 
switched on by the corresponding bits of the digital input 
signal, constitutes the overall current (MI0 ) for any particular 
digital input signal. 
Resistors 316 and324 are part ofa binarily weighted set of 60 
resistors, some of which are created by a multiplicity of 
resistors connected in parallel. The shortcomings of fixed as 
well as variable resistors that were described earlier, is appli-
cable to this circuit also. 
FIG. 4 illustrates a second exemplary embodiment of a 65 
prior art digital-to-analog converter (DAC) 400, which 
accepts a multi-bit digital input signal and produces an analog 
Such an exponential scaling of transistor sizes to accom-
modate a range of digital input signal values, is undesirable 
for several reasons. For example, the component area of the 
DAC circuit when implemented inside an IC, using a set of 
identical transistors would be much smaller than the compo-
nent area when using a set ofbinarily-sized transistors. Apart 
from the sub-optimal use of the substrate, the performance of 
the DAC is also compromised due to several factors. One such 
factor is increased parasitics, which leads to limitations in 
sampling speed and bandwidth constraints. A second factor 
relates to matching the electrical operating characteristics of 
each transistor to the others in the set of transistors. Typically, 
the accuracy of a DAC such as DAC 400, will be determined 
by how well the transistors are matched to one another in 
providing an accurate binary current-scaling relationship. 
Given the shortcomings of the prior art reference voltage 
nodes and reference current nodes used in various circuits 
such as analog-to-digital converters and digital-to-analog 
converters, it is desirable to provide alternative systems and 
methods that address such shortcomings. 
SUMMARY OF THE INVENTION 
Embodiments of the present invention provide methods 
and systems for using a floating-gate MOSFETs as a pro-
grammable reference circuit. One example of a program-
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mable reference circuit is a voltage reference source, while a 
second example of a programmable reference circuit is a 
reference current source. 
Briefly described, in architecture, one embodiment of a 
system, among others, can be implemented as a floating-gate 
charge programmer used together with a first floating-gate 
field effect transistor that is programmable by the floating-
gate charge programmer to store a first floating-gate charge 
and produce at least one of a first reference voltage and a first 
reference current that is proportional to the first floating-gate 1 o 
charge. 
In one embodiment of a method, among others, can be 
broadly summarized by the following steps: providing a float-
ing-gate field effect transistor; programming a charge into the 
floating-gate field effect transistor; and thereon using the 15 
floating-gate field effect transistor as at least one of a voltage 
reference and a current reference. 
Other systems, methods, features, and advantages of the 
present invention will be or become apparent to one with skill 
in the art upon examination of the following drawings and 20 
detailed description. It is intended that all such additional 
systems, methods, features, and advantages be included 
within this description, be within the scope of the present 
invention, and be protected by the accompanying claims. 
25 
BRIEF DESCRIPTION OF THE DRAWINGS 
6 
FIG.11 is a block diagram of an exemplary embodiment of 
a sigma-delta analog-to-digital converter circuit that incorpo-
rates a programmable floating-gate MOSFET, such as the 
floating-gate MOSFET of FIGS. 5 and 6. 
DETAILED DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
While the description below refers to certain exemplary 
embodiments, it is to be understood that the invention is not 
limited to these particular embodiments. On the contrary, the 
intent is to cover all alternatives, modifications and equiva-
lents included within the spirit and scope of the invention as 
defined by the appended claims. Also, the terminology used 
herein is for the purpose of description and not of limitation. 
The description draws upon the following documents that are 
incorporated herein by reference in their entirety: 
1) Investigations using floating-gate circuits for flash 
ADCs by Philomena Brady and Paul Hasler 
2) Experimental Investigations of floating-gate circuits for 
delta-sigma modulators by Angelo Pereira, Philomena 
Brady, Abhishek Bandyopadhyay and Paul E. Hasler 
3) Investigating Programmable Floating-Fate Digital-to-
Analog Converter as Single Element or Element Arrays 
by G. Serrano, Matt Kucic, and Paul Hasler 
FIG. 5 is a circuit diagram of a reference circuit 500 incor-
porating a programmable floating-gate MOSFET 520 that is 
programmed using an exemplary system 505 operating in a 
program-mode. The program-mode of operation is imple-
Many aspects of the invention can be better understood 
with reference to the following drawings. The components in 
the drawings are not necessarily to scale, emphasis instead 
being placed upon clearly illustrating the principles of the 
present invention. Moreover, in the drawings, like reference 
numerals designate corresponding parts throughout the sev-
eral views. 
30 mented to program a charge into the floating-gate offloating-
gate MOSFET 520, by using a floating-gate charge program-
mer 515. 
FIG. 1 is a block diagram of one embodiment of a prior-art 35 
analog-to-digital converter. 
FIG. 2 is a block diagram of one embodiment of a prior-art 
digital-to-analog converter. 
FIG. 3 is a schematic diagram of a current switcher block 
and a weighted current generator circuit that are used in the 40 
prior-art digital-to-analog converter of FIG. 2. 
FIG. 4 is a block diagram of a second embodiment of a 
prior-art digital-to-analog converter. 
FIG. 5 is a circuit diagram of a reference circuit incorpo-
rating a progranimable floating-gate MOSFET that is pro- 45 
grammed using an exemplary system operating in a program-
mode. 
FIG. 6 is a circuit diagram of the reference circuit of FIG. 
Floating-gate MOSFET 520 contains a floating gate that is 
typically, but not necessarily, a polysilicon gate surrounded 
by Si02 . When an inherent or externally-injected charge is 
present on the floating-gate, the charge is stored indefinitely 
because the floating-gate is surrounded by an insulator. The 
stored charge may be used to control the source-drain current 
flow in the floating-gate MOSFET 520, because the floating-
gate charge behaves as a gate bias voltage. 
Consequently, MOSFET 520 may be configured to operate 
as a reference voltage node and/or as a reference current 
source, by varying the amount of charge injected into the gate. 
Varying the amount of charge injected into the gate may be 
carried out as a one-time operation, as for example during 
manufacture of an IC that incorporates such a reference volt-
age source and/or a reference current source. It may also be 
carried out multiple times, as for example by a user incorpo-
rating such a variable reference voltage source and/or a vari-5 when the exemplary system of FIG. 5 is placed in a run-
mode. 
FIG. 7 is a block diagram of an exemplary embodiment of 
a progranimable analog-to-digital converter (ADC) incorpo-
rating a programmable floating-gate MOSFET, such as the 
floating-gate MOSFET illustrated in FIGS. 5 and 6. 
50 able reference current source in one or more of his circuit 
applications. 
FIG. 8 is a block diagram of an exemplary embodiment of 55 
a programmable digital-to-analog converter (DAC) incorpo-
rating a programmable floating-gate MOSFET, such as the 
floating-gate MOSFET illustrated in FIGS. 5 and 6. 
FIG. 9 is a block diagram of an exemplary embodiment of 
a programmable current-mirror circuit that incorporates a 60 
programmable floating-gate MOSFET, such as the floating-
gate MOSFET of FIGS. 5 and 6. The current mirror circuit is 
a part of the digital-to-analog converter of FIG. 8. 
FIG.10 is a block diagram ofa second exemplary embodi-
ment of a progranimable digital-to-analog converter incorpo- 65 
rating a programmable floating-gate MOSFET, such as the 
floating-gate MOSFET of FIGS. 5 and 6. 
It will be noted that the term reference current source as 
used in this disclosure also encompasses applications where 
the same circuit may be used as a reference current sink. 
Persons of ordinary skill in the art will recognize that a cur-
rent-oriented circuit can be operated interchangeably as a 
source or a sink, depending upon the marmer in which such a 
circuit is connected to another circuit. 
Drawing attention to FIG. 5, the source terminal of float-
ing-gate MOSFET 520 is connected to a suitable supply 
voltage, the gate terminal is connected to an input terminal of 
voltage buffer 510, and the drain terminal is connected to a 
switch 525. Switch 525 is operated by floating-gate charge 
programmer 515 to connect the drain terminal of floating-
gate MOSFET 520 to one of two voltages-an injection 
voltage Vinj that may also be provided by floating-gate charge 
programmer 515, or a supply voltage that is identical to the 
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source terminal supply voltage. Floating-gate charge pro-
grammer 515 also provides a tunneling voltage Vtun into the 
floating-gate MOSFET 520. 
Floating-gate charge programmer 515 comprises for 
example, voltage sources to provide Vtun and Vinj voltages, 
control logic to control one or more switches such as switch 
525, voltage measurement circuitry to measure the floating-
gate charge as well as other voltages, and current measure-
ment circuitry to measure the source-drain current as well as 
other currents related to one or more MOSFETs such as 
MOSFET500. 
Capacitor 530 is connected as a negative-feedback capaci-
tor to the voltage buffer 510. An input voltage is provided into 
the positive input terminal of voltage buffer 510. The output 
voltage Vout of voltage buffer 510 may be connected to other 
circuitry that uses a reference voltage circuit, and is also 
provided as a measurement voltage to floating-gate charge 
programmer 515. 
8 
Floating-gate charge programmer 515 is used to activate 
switch 525 that consequently connects the drain terminal of 
floating-gate MOSFET 500 to a supply voltage that is iden-
tical to the supply voltage that is connected to the source 
terminal of floating-gate MOSFET 500. As a result of this 
connection, floating-gate MOSFET 500 is placed in a non-
conducting state and the floating-gate terminal may now be 
used as a reference voltage node. 
Voltage buffer 510 allows floating-gate MOSFET 500 to be 
10 used as a reference voltage node without undue loading of the 
floating-gate. Such a loading may occur if an external circuit 
were connected directly to the floating-gate. It will be under-
stood that the use of voltage buffer 510 is optional, and in 
several applications the floating-gate charge may be used 
15 directly as a reference voltage when floating-gate MOSFET 
500 is used as a reference voltage node. The use offloating-
gate MOSFET 500 as a voltage reference node and/or a 
reference current source will be explained further using other 
When carrying out program-mode operation, floating-gate 
charge programmer 515 sets switch 525 to connect Vinj into 20 
the source terminal of floating-gate MOSFET 500. When 
floating-gate MOSFET 500 is a pFET, positive charge in the 
floating-gate may be increased by using Fowler-Nordheim 
tunneling to tunnel electrons off the floating-gate thereby 
increasing hole density. Negative charge in the floating-gate 25 
may be increased by using a hot-electron injection process 
carried out by injecting electrons via Vinj. While increasing 
positive charge at the floating-gate of the pFET causes the 
source-drain current to decrease, decreasing positive charge 
at the floating-gate of the pFET causes the source-drain cur- 30 
figures. 
In general, the method for providing a voltage reference 
node and/or a reference current source may be understood by 
implementing the following procedure: 
A drain terminal (or alternatively, a source terminal) of a 
floating-gate MOSFET is connected to a supply voltage (V dd 
when the drain terminal is used; V ss when the source terminal 
is used). The source terminal (or alternatively the drain ter-
minal) of the MOSFET is connected to an injection voltage 
source. The charge in the floating-gate is programmed by 
selectively using a tunneling process and a hot-electron injec-
tion process. The output voltage from the voltage buffer is 
measured to obtain a measurement of the charge. If this output rent to increase. 
A source-drain current measuring mechanism on the Vinj 
connection may also be used by the floating-gate programmer 
515 to determine the appropriate amount of charge to be 
programmed into the floating-gate to obtain a desired value of 
source-drain current. This source-drain current is used when 
floating-gate MOSFET 500 is employed as a reference cur-
rent source in various applications that will be explained 
using other figures. 
35 
voltage is not appropriate, the turmeling/hot-electron injec-
tion process voltage is iteratively continued until the desired 
level of charge has been progrannned. 
Once the charge in the gate has been suitably progrannned, 
the source terminal may be disconnected from the injection 
voltage source and connected to the same supply voltage as 
the drain terminal. This places the MOSFET in a non-con-
40 ducting state because both source and drain terminals are at 
identical voltage potential. The programmed gate terminal of 
the MOSFET is then used as a reference voltage node. If the 
MOSFET is to be used as a reference current source, the 
The amplitude of the floating-gate charge is measured via 
voltage buffer 510. The voltage buffer 510 allows such a 
measurement with better accuracy than can be obtained by 
measuring the voltage directly at the floating-gate. The input 
voltage provided into the positive terminal of voltage buffer 45 
510 allows the level of the output voltage Vout to be set to a 
value that is suitable for measurement in the floating-gate 
charge progrannner 515. 
source terminal can be connected to a supply voltage that 
biases the source terminal appropriately, and allows the 
source-drain reference current to flow. 
With reference to the method explained above, it will be 
understood that the drain and source terminals of the MOS-
It will be understood that several alternative connection 
schemes may be used to implement the circuit of FIG. 5. For 
example, switch 525 may be connected to the source terminal 
of floating-gate MOSFET 520 rather than the drain terminal 
of floating-gate MOSFET 520, and/or the gate terminal of 
floating-gate MOSFET 520 may be connected to the positive 
rather than the negative input terminal of voltage buffer 505. 
The polarity and amplitude of the supply voltages connected 
to the drain and/or source may also be suitably altered without 
significantly changing the operating characteristics of float-
ing-gate MOSFET 520. 
FIG. 6 is a circuit diagram of the reference circuit 500 of 
FIG. 5 when the exemplary system 505 of FIG. 5 is placed in 
a run-mode. In the run-mode of operation, the terminal of 
capacitor 530 that was connected to the output of voltage 
buffer 510 in FIG. 5, is now connected to ground. This con-
nection allows capacitor 530 to operate as an auxiliary storage 
element connected in parallel to the floating-gate charge 
inside floating-gate MOSFET 520. 
FET may be used interchangeably used with appropriate sup-
50 ply voltage biasing and connection of the injection voltage to 
provide the floating-gate charge at the gate terminal. Also, 
while a voltage buffer has been used to measure the charge, a 
current measurement carried out by measuring the source-
drain current of the MOSFET may be used as an alternative 
55 way to measure the programmed charge. 
FIG. 7 is a block diagram of an exemplary embodiment of 
a progrannnable analog-to-digital converter (ADC) 700 
incorporating one or more floating-gate MOSFETs, such as 
the floating-gate MOSFET 500 described using FIGS. 5 and 
60 6. The floating-gate MOSFETs, which are programmed using 
floating-gate charge programmer 745, are used as reference 
voltage nodes in this example application. While the exem-
plary ADC is shown configured as a flash ADC, the use of 
floating-gate MOSFETs as reference voltage nodes is appli-
65 cable to a wide variety of ADC systems such as, but not 
limited to, successive-approximation, dual-slope integration, 
and staircase ADC systems. 
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ADC 700 includes n voltage comparators, where n is the 
number of digital bits that are output by ADC 700. The value 
of n defines the resolution that can be provided by ADC 700 
to an analog input signal that is connected via line 721 into 
like-polarity input terminals of then voltage comparators. In 5 
a typical system, the n digital bits are connected into an 
encoder circuit that produces a unique binary output combi-
nation for each of the combinations of then digital bits. 
ADC 700 also includes n floating-gate MOSFETs config-
ured as reference voltage nodes. Each of then floating-gate 10 
MOSFETs is individually connected into like-polarity input 
terminals of the n voltage comparators. These like-voltage 
polarity terminals are of opposite polarity to the like-polarity 
input terminals into which the analog input signal is con-
nected. For example, floating-gate MOSFET 705 is con- 15 
nected into the negative polarity input terminal of voltage 
comparator 725, while the analog input signal is connected 
into the positive polarity input terminal of voltage comparator 
725. The analog input signal is also connected into the posi-
tive polarity input terminals of the other voltage comparators. 20 
While FIG. 7 shows the gate terminal of each MOSFET 
directly connected to a voltage comparator, it will be under-
stood that a buffer/driver may be optionally used between the 
gate terminal and the comparator to minimize loading of the 
charge in the gate terminal by the comparator. Also, for the 25 
sake of brevity, the connections between the individual MOS-
FETs and the floating-gate charge programmer 745 are not 
shown in FIG. 7. It will be understood that a circuit such as the 
one described using FIGS. 5 and 6 may be employed to 
interface the floating-gate charge programmer 745 to then 30 
MOSFETs. 
10 
MOSFET 705 may be programmed to provide a reference 
voltage of 5.0 V; floating-gate MOSFET 710 may be pro-
grammed to provide a reference voltage of 4.3 V; floating-
gate MOSFET 715 may be programmed to provide a refer-
ence voltage of 3.1 V; and the remaining floating-gate 
MOSFETs (not shown) may be programmed with appropri-
ate voltages. 
It will be understood that this flexibility in programming, 
permits ADC 700 to operate in a variety of operating modes 
that are optionally programmable by an end-user. Such modes 
of operation encompass ADC responses that are non-linear, 
such as but not limited to, exponential, logarithmic, µ-law, 
and A-law responses. Progranmiing also permits better ADC 
accuracy, because it permits certain types of device errors to 
be compensated. 
This flexibility in ADC programming is in contrast to ADC 
devices that are "hardwired" during manufacture to provide 
one unique mode of operation. Hardwiring refers to the use of 
components such as resistors in resistive divider chains. 
FIG. 8 is a block diagram of an exemplary embodiment of 
a programmable digital-to-analog converter (DAC) 800 
incorporating one or more floating-gate MOSFETs, such as 
the floating-gate MOSFET illustrated in FIGS. 5 and 6. The 
floating-gate MOSFETs, which are programmed using float-
ing-gate charge programmer 825, are used as reference cur-
rent sources in this example application. While the DAC is 
shown configured in one exemplary configuration, the use of 
floating-gate MOSFETs as reference current sources is appli-
cable to a wide variety of DAC systems. 
DAC 800 accepts a multi-bit digital input signal and pro-
duces an analog output voltage that reflects the state of the 
digital input signal. DAC 800 uses n binarily weighted current 
sources I
0
, Ij2, Ij21 , Ij22 , ... Ij2n-l that are switched to the 
output by n floating-gate MOSFETs 805, 810, ... and 815. 
The operation of ADC 700 may be illustrated by using 
some sample reference voltage values. For example, let it be 
assumed that floating-gate MOSFET 705 has been pro-
grammed to provide a reference voltage of 5.0 V; floating-
gate MOSFET 710 has been programmed to provide a refer-
ence voltage of 4.0 V; floating-gate MOSFET 715 has been 
programmed to provide a reference voltage of 3 .0 V; and the 
remaining floating-gate MOSFETs (not shown) have been 
programmed to provide a difference of 1.0V between adja-
cent MOSFETs. In this example, if the amplitude of the 
analog input voltage is 3.5\7, voltage comparators 725 and 
730 produce zero/low digital output states, because the ampli-
tude of the analog input voltage is lower than the reference 
voltages fed into the corresponding negative input terminals 
of these two comparators. All other voltage comparators pro-
duce a one/high digital output state, because the amplitude of 
the analog input voltage is higher than the reference voltages 
fed into the corresponding negative input terminals of these 
comparators. The digital output bits (Dl through Dn) are then 
encoded by the encoder (not shown) to produce a unique 
binary value corresponding to the 3.5V analog input voltage. 
35 The MSB of the digital input signal determines the state of 
floating-gate MOSFET 805 that switches the I0 current, while 
the LSB of the digital input signal determines the state of 
floating-gate MOSFET 815 that switches the Ijr-1 current. 
The analog output current MI0 , which is the sum of the 
If the analog input voltage is now changed to 4.1 V, only 
comparator 725 produces a zero/low digital output, while all 
other comparators, including comparator 730, produce one/ 
high digital output states. The new set of digital output bits 
(Dl through Dn) are then encoded by the encoder (not shown) 
to produce a second unique binary value corresponding to the 
4.2V analog input voltage. 
In the example illustrated above, the difference in reference 
voltages provided by adjacent floating-gate MOSFETs was 
described as a constant 1.0V, thereby causing ADC 700 to 
respond to varying amplitudes of the input analog voltage in 
a linear marmer. If a non-linear response is desired, the float-
ing-gate MOSFETs may be progranmied to provide suitable 
reference voltages that have non-linear values between adja-
cent floating-gate MOSFETs. For example, floating-gate 
40 currents through floating-gate MOSFETs 805, 810, ... and 
815 for any particular digital input signal, is usually converted 
into the analog output voltage by an amplifier 820. Analog 
output current MI0 is related to Irefthe reference current car-
ried on line 823 that is generated by a current mirror circuit 
45 (not shown). The current mirror circuit will be explained with 
reference to another figure. 
Then weighted current sources I0 , Ij2, Ij21, Ij22 , ... 
I01r- 1 can alternatively, have a non-binary relationship. For 
example, the individual currents can bear an exponential, 
50 logarithmic, or a square-law relationship to one another. 
The amplitude of the source-drain current through any one 
of the floating-gate MOSFETs 805, 810, ... and 815 is 
determined by the charge programmed into the floating-gate 
of the floating-gate MOSFET. The physical characteristics, 
55 such as the width-length geometry of each of the floating-gate 
MOSFETs 805, 810, ... 815 is manufactured to be identical 
to one another, thereby providing several advantages such as 
producing a good device-to-device match. This matching 
allows scaling of the binary or non-binary, source-drain cur-
60 rents to be carried out accurately. 
It will also be understood, that where such device-to-device 
matching is less than optimal, the gate charge on the indi-
vidual MOSFETs may be suitably programmed to offset the 
mismatch, thereby providing greater accuracy in scaling the 
65 multiplicity of source-drain currents using binary as well as 
non-binary relationships. For example, if MOSFET 805 
required a gate voltage of 1 V to produce a reference current of 
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1 A, and a gate voltage of0.5V to produce a reference current 
of0.5 A, MOSFET 810 that may not be identical to MOSFET 
805, may be provided with a "compensated" gate voltage of 
0.6V rather than 0.5\7, to produce the desired reference cur-
rent of0.5 A. 
12 
reference current source. Also, while FIG. 11 illustrates a 
1-bit over-sampling converter circuit, the example provided 
in this description may be extended to multi-bit implementa-
tions as well. 
Converter 175 accepts an analog input voltage through line 
196 and outputs a 1-bit digital output on line 197. This 1-bit 
digital output is compared with the input voltage by using a 
feedback loop comprised of several multiplexers, combiners, 
and signal transform blocks. When the signal transform block 
FIG. 9 illustrates an exemplary programmable current-
mirror circuit 900 such as the current-mirror circuit used in 
FIG. 8. Current-mirror circuit 900 includes a pair offloating-
gate MOSFETs 910 and 915. The gate terminal ofMOSFET 
910 is connected to the gate terminal of MOSFET 915, 
thereby causing the source-drain current ofMOSFET 910 to 
be "mirrored" by the source-drain current ofMOSFET 915. 
The source-drain current of MOSFET 910 is determined by 
the charge programmed into the floating-gate of MOSFET 
910 by floating-gate charge programmer 925. 
1 o is an integrator circuit, the integrated result of the comparison 
is used to generate a subsequent 1-bit digital output on line 
197. The digital output on line 197 consequently comprises a 
stream of"ones" and "zeros" that represent the analog input 
15 
voltage as a ratio of"ones" and "zeros." 
Converter 175 comprises 2n floating-gate MOSFETs that 
are individually programmable using floating-gate charge 
programmer 180. The MOSFETs are used as reference volt-
age nodes in this example application. Line 197 is connected 
to n 2-input multiplexers 183, 194, ... and 177 that are 
Consequently, MOSFET 910 operates as a programmable 
reference current source that defines the source-drain current 
of MOSFET 915. While FIG. 9 indicates that the two Iref 
currents are identical, it will be understood that the two cur-
rents may be configured to have other linear as well as non-
linear relationships, by suitable addition of resistors in the 
source-drain path of one or both MOSFETs. 
20 connected ton combiners 184, 189, ... and 176. The output 
It will also be understood that the MOSFETs can be indi-
vidually programmed to allow the two MOSFETs to bear a 
non-linear operational relationship to each other. In addition, 25 
an input signal, such as a digital signal and/or an analog 
signal, may also be incorporated into circuit 900, or similar 
circuits, to permit interaction of the input signal with one or 
more reference currents throuqh the two MOSFETs. 
FIG.10 is a block diagram ofa second exemplary embodi- 30 
ment of a programmable digital-to-analog converter (DAC) 
100 incorporating one or more floating-gate MOSFETs, such 
as the floating-gate MOSFET illustrated in FIGS. 5 and 6. The 
floating-gate MOSFETs, which are programmed using float-
ing-gate charge programmer 170, are used as reference volt- 35 
age nodes in this example application. DAC 100 accepts a 
multi-bit digital input signal and produces an analog output 
voltage Vout that reflects the state of the digital input signal. 
DAC 100 uses n capacitors in a capacitor ladder network 
that is shown in FIG. 10 as having a binary relationship 40 
between one another in their capacitance values. Specifically, 
capacitor 160 is shown as having a capacity C, while capaci-
tor 150 has a capacity of2 1C, and capacitor 140 has a capacity 
of each combiner is connected to a signal transform block. 
Transform block 198 connects into an output comparator 192 
that in tum connects into an optional latch 193 that drives line 
197. Other than transform block 198, the outputs of each of 
the other remaining transform blocks 191 ... 187, are indi-
vidually connected into a first input of(n-1) 2-input multi-
plexers 186 ... 188. The analog input signal on line 196 is 
provided into the second input of each of the (n-1) 2-input 
multiplexers 186 ... 188. 
The value of n, which determines the n'h-order of operation 
of the n'h -order, 1-bit sigma-delta modulator circuit, is deter-
mined by the logic (logic controller not shown) present on the 
control lines 156and157 (other lines not shown) of the (n-1) 
2-input multiplexers 186.188. For example, to configure the 
n'h-order, 1-bit sigma-delta modulator circuit as a first-order 
1-bit converter, the logic present on control line 156 of mul-
tiplexer 186 is set to route the analog input signal on line 196 
into the combiner 184. Such a configuration effectively pre-
vents the rd-order input from transform block 191, as well as 
the higher-order inputs from other transform blocks, from 
appearing at combiner 184. 
To increase the order of operation to 2, the logic present on 
control line 156 of multiplexer 186 is suitably selected to 
route the signal from transform block 191 into the combiner 
184, while the logic present on control line 157 of multiplexer 
188 is suitably selected to route the analog input signal on line 
196 into the combiner 189. 
of re. Switches 135, 145, and 155 are three of n switches. 
The individual switch states are determined by the values of 45 
the digital inputs. For example, the MSB of the digital input 
determines the switch state of switch 135, while the LSB of 
the digital input determines the switch state of switch 155. The logic state of the 1-bit digital output on line 197 that is 
connected to then 2-input multiplexers 183, 194, ... and 177, 
50 determines which of the two MOSFETs connected to the 
Then capacitors are charged by n MOSFETS 105, 110, .. 
. and 115 depending upon the state of the switch that connects 
each of the MOSFETs to the corresponding capacitor. The 
charges contained in one or more of the n capacitors are 
subsequently summed by amplifier 165. Amplifier 165 pro-
vides Vout, which is the analog representation of the digital 
input signal. 
multiplexers are routed to each of the respective combiners. 
For example, if the logic state is one/high, MOSFETs 182, 
172, ... and 179, may be routed through multiplexers 183, 
194, ... and 177; and ifthe logic state is zero/low MOSFETs 
55 181, 171, ... and 178, may be routed through multiplexers 
MOSFETs 105, 110, and 115 may be programmed to bear 
a linear and/or a non-linear relationship to one another, 
thereby causing DAC 100 to output an analog signal that 
bears a linear or a non-linear relationship to the digital input. 
FIG. 11 is a block diagram of an exemplary embodiment of 60 
a sigma-delta analog-to-digital converter circuit that incorpo-
rates the programmable floating-gate reference circuit of 
FIGS. 5 and 6. While FIG. 11 illustrates an n'h-order, 1-bit 
sigma-delta converter circuit that is also referred to as a 
sigma-delta converter circuit, the following description is 65 
also applicable to several other converter circuits, including 
n-bit converters that utilize a voltage reference node or a 
183, 194, ... and 177. 
The reference voltage values provided by the 2n MOS-
FETs are programmed using the floating-gate charge pro-
grammer 180. Programming may be carried out to individu-
ally or collectively program the floating-gate charge inside 
each of the 2n MOSFETs. These reference voltage values 
determine the coefficients of the feedback loop of the con-
verter 17 5. These coefficients are used for signal transforma-
tion such as integration and/or filtering, in the transform 
blocks 191 ... and 187. 
It will be understood that the floating gate charges may be 
modified in a one-time manner, repetitively, randomly, recur-
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sively, or in other dynamic sequences, thereby allowing the 
operating characteristics of the converter 175 to be alterable 
statically or dynamically. This flexibility in changing operat-
ing characteristics of the converter 175 provides several 
advantages. For example, it allows the loop gain to be opti-
mized while ensuring accuracy and stability of operation for 
a given range of analog input signal amplitudes. 
14 
ing-gate field effect transistor is proportional to the source-
drain current of the first floating-gate field effect transistor. 
11. The system of clause 1, further comprising a second 
floating-gate field effect transistor that is connected to the first 
floating-gate field effect transistor to form a current-summing 
circuit wherein the output current of the current-summing 
circuit is proportional to the sum of the source-drain currents 
of the first and the second floating-gate field effect transistors. Various aspects of the subject-matter described herein are 
set out non-exhaustively in the following numbered clauses: 
10 12. The system of clause 1, wherein the floating-gate charge 
1. A system comprising: 
a floating-gate charge programmer; and 
a first floating-gate field effect transistor that is program-
mable by the floating-gate charge programmer to store a first 
floating-gate charge and produce at least one of a first refer- 15 
ence voltage and a first reference current that is proportional 
to the first floating-gate charge. 
programmer comprises: 
means to remove charge from a floating-gate of the first 
floating-gate field effect transistor, the charge being removed 
by hot-electron injection; and 
means to add charge to the floating-gate of the first float-
ing-gate field effect transistor, the charge being added by 
tunneling. 
2. The system of clause 1, wherein the first floating-gate field 
effect transistor is a part of a voltage comparator circuit. 
13. The system of clause 12, wherein the floating-gate charge 
20 programmer comprises means to measure charge stored in the 
floating-gate of the first floating-gate field effect transistor. 
3. The system of clause 1, further comprising a voltage com-
parator, wherein the first reference voltage is connected into a 
first input of the voltage comparator, an analog input signal is 
connected into a second input of the voltage comparator, and 
25 
wherein the voltage comparator produces an output signal 
that is a digital representation of the difference in amplitudes 
between the first reference voltage and the analog input sig-
nal. 
4. The system of clause 3, further comprising an analog-to-
digital converter, wherein the voltage comparator is one of a 
plurality of voltage comparators, and the first floating-gate 
field effect transistor is one of a plurality of floating-gate field 
effect transistors that are used to produce a plurality of refer-
ence voltages. 
5. The system of clause 4, wherein the analog-to-digital con-
verter comprises a delta-sigma modulator that oversamples 
an input analog signal to produce a digital output signal that is 
representative of the input analog signal. 
6. The system of clause 1, further comprising a digital-to-
analog converter containing a second floating-gate field effect 
transistor that is programmable by the floating-gate charge 
programmer to store a second floating-gate charge and pro-
duce at least one of a second reference voltage and a second 
reference current that is proportional to the second floating-
gate charge. 
14. A system comprising: 
a flash analog-to-digital converter containing a plurality of 
voltage comparators; 
a first floating-gate field effect transistor connected to a first 
voltage comparator in the plurality of voltage comparators, 
the first floating-gate field effect transistor being program-
mable to store a first floating-gate charge and produce a first 
30 
reference voltage output that is proportional to the first float-
ing-gate charge. 
15. The system of clause 14, further comprising a second 
floating-gate field effect transistor connected to a second 
voltage comparator in the plurality of voltage comparators, 
35 the second floating-gate field effect transistor being program-
mable to store a second floating-gate charge and produce a 
second reference voltage that is proportional to the second 
floating-gate charge. 
40 16. The system of clause 15, further comprising a third float-
ing-gate field effect transistor connected to a third voltage 
comparator in the plurality of voltage comparators, the third 
floating-gate field effect transistor being programmable to 
store a third floating-gate charge and produce a third refer-
45 ence voltage output that is proportional to the third floating-
gate charge. 
17. The system of clause 16, wherein the first voltage refer-
ence output, the second voltage reference output, and the third 
voltage reference output provide a logarithmic change in 
50 voltage reference amplitudes for a flash analog-to-digital 
conversion in the flash analog-to-digital converter. 
7. The system of clause 6, wherein the digital-to-analog com-
prises a summing amplifier that combines at least one of the 
first reference voltage and the first reference current when 
enabled by a first digital logic, with at least one of the second 
reference voltage and the second reference current when 
enabled by a second digital logic, to produce an analog signal 
that is representative of the digital logic combination of the 
55 first and second digital logic. 
18. The system of clause 16, wherein the first voltage refer-
ence output, the second voltage reference output, and the third 
voltage reference output provide a sigma-delta change in 
voltage reference amplitudes for a flash analog-to-digital 
conversion in the flash analog-to-digital converter. 8. The system of clause 7, wherein the amplitude of the first 
reference voltage has a binary relationship to the amplitude of 
the second reference voltage. 
60 9. The system of clause 7, wherein the amplitude of the first 
reference current has a binary relationship to the amplitude of 
the second reference current. 
10. The system of clause 1, further comprising a second 
floating-gate field effect transistor that is connected to the first 
floating-gate field effect transistor to form a current-mirror 
circuit wherein the source-drain current of the second float-
65 
19. A method of providing a reference, the method compris-
ing: 
providing a floating-gate field effect transistor; 
programming a charge into the floating-gate field effect 
transistor; and 
using the floating-gate field effect transistor as at least one 
of a voltage reference and a current reference. 
20. The method of clause 19, wherein programming the 
charge into the floating-gate field effect transistor comprises: 
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connecting a gate terminal of the floating-gate field effect 
transistor to a first input terminal of a voltage buffer; 
connecting an input voltage signal to a second input termi-
nal of the voltage buffer; 
providing a feedback capacitor that capacitively couples an 
output voltage of the voltage buffer to the gate terminal of the 
floating-gate field effect transistor; 
selectively providing one of a hot-electron charge injection 
process and a tunneling process to the floating-gate field 
effect transistor to adjust the amplitude of charge stored in the 
floating-gate field effect transistor to a desired amplitude; and 
measuring the output voltage of the voltage buffer to deter-
mine the amplitude of charge stored in the floating-gate field 
effect transistor. 
16 
effect transistor to adjust the amplitude of charge stored in the 
floating-gate field effect transistor to a desired amplitude; 
disconnecting the drain terminal of the floating-gate field 
effect transistor from the injection voltage source; 
connecting the drain terminal of the floating-gate field 
effect transistor to the first supply voltage; and 
using the floating-gate field effect transistor as a reference 
voltage node. 
10 25. A method of providing a reference, the method compris-
ing: 
providing a floating-gate field effect transistor; 
connecting a source terminal of the floating-gate field 
effect transistor to a first supply voltage; 
15 21. The method of clause 20, wherein upon progranmiing the 
connecting a drain terminal of the floating-gate field effect 
transistor to an injection voltage source; 
charge into the floating-gate field effect transistor, further 
configuring the floating-gate field effect transistor as a volt-
age reference comprises: 
disconnecting a lead of the feedback capacitor that is con-
nected to the output terminal of the voltage comparator; and 
connecting the lead of the feedback capacitor to a ground 
potential. 
22. A method of providing a reference, the method compris-
ing: 
providing a floating-gate field effect transistor; 
connecting a drain terminal of the floating-gate field effect 
transistor to a first supply voltage; 
connecting a source terminal of the floating-gate field 
effect transistor to an injection voltage source; 
selectively providing one of a hot-electron charge injection 
process and a tunneling process to the floating-gate field 
effect transistor to adjust the amplitude of charge stored in the 
floating-gate field effect transistor to a desired amplitude; 
selectively providing one of a hot-electron charge injection 
process and a tunneling process to the floating-gate field 
effect transistor to adjust the amplitude of charge stored in the 
20 floating-gate field effect transistor to a desired amplitude; 
disconnecting the drain terminal of the floating-gate field 
effect transistor from the injection voltage source; 
connecting the drain terminal of the floating-gate field 
effect transistor to a second supply voltage; and 
25 using the floating-gate field effect transistor as a reference 
current source. 
It should be emphasized that the above-described embodi-
ments of the present invention, particularly, any "preferred" 
embodiments, are merely possible examples of implementa-
30 tions, merely set forth for a clear understanding of the prin-
ciples of the invention. Many variations and modifications 
may be made to the above-described embodiment(s) of the 
invention without departing substantially from the spirit and 
disconnecting the source terminal of the floating-gate field 35 
effect transistor from the injection voltage source; 
principles of the invention. All such modifications and varia-
tions are intended to be included herein within the scope of 
this disclosure and the present invention and protected by the 
connecting the source terminal of the floating-gate field 
effect transistor to the first supply voltage; and 
following claims. 
using the floating-gate field effect transistor as a reference 
voltage node. 
Therefore, having thus described the invention, at least the 
40 following is claimed: 
23. A method of providing a reference, the method compris-
ing: 
providing a floating-gate field effect transistor; 
connecting a drain terminal of the floating-gate field effect 
45 
transistor to a first supply voltage; 
connecting a source terminal of the floating-gate field 
effect transistor to an injection voltage source; 
selectively providing one of a hot-electron charge injection 
process and a tunneling process to the floating-gate field 
50 
effect transistor to adjust the amplitude of charge stored in the 
floating-gate field effect transistor to a desired amplitude; 
disconnecting the source terminal of the floating-gate field 
effect transistor from the injection voltage source; 
connecting the source terminal of the floating-gate field 
55 
effect transistor to a second supply voltage; and 
using the floating-gate field effect transistor as a reference 
current source. 
1. A digital-to-analog converter comprising: 
a plurality of transistors having floating gates to store 
respective charge levels, 
gate terminals coupled to receive respective bits of a digital 
value, 
source terminals coupled to one another to form an analog 
current output node, and 
a current mirror circuit comprising one or more transistors 
having floating gates, wherein the current mirror circuit 
is configured to receive a current that is a sum of currents 
flowing in individual transistors of the plurality of tran-
sistors. 
2. The digital-to-analog converter of claim 1 wherein all 
the transistors of the plurality of transistors have substantially 
the same width-length ratio. 
3. The digital-to-analog converter of claim 1 wherein a 
current flowing through the analog current output node is a 
sum of component currents flowing in individual transistors 24. A method of providing a reference, the method compris-
ing: 
providing a floating-gate field effect transistor; 
connecting a source terminal of the floating-gate field 
effect transistor to a first supply voltage; 
connecting a drain terminal of the floating-gate field effect 
transistor to an injection voltage source; 
60 of the plurality of transistors, and wherein each of the com-
ponent currents has a magnitude controlled, at least in part, by 
the charge level stored on the floating gate of the correspond-
ing individual transistor ifthe bit of the digital value received 
at the gate terminal of the corresponding individual transistor 
selectively providing one of a hot-electron charge injection 
process and a tunneling process to the floating-gate field 
65 is in a first logic state. 
4. The digital-to-analog converter of claim 3 wherein an 
individual one of the component currents has a substantially 
US 7,408,397 B2 
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zero magnitude if the bit of the digital value received at the 
gate terminal of the corresponding individual transistor is in a 
second logic state. 
5. The digital-to-analog converter of claim 1 further com-
prising a floating-gate charge programmer to program the 
charge level on each of the floating gates. 
6. The digital-to-analog converter of claim 5 wherein the 
floating-gate charge programmer comprises: 
voltage measurement circuitry for measuring the charge 
level on each of the floating gates; and 
current measurement circuitry for measuring source-drain 
current of each of the transistors. 
7. The digital-to-analog converter of claim 1 further com-
prising a resistive element coupled to the analog current out-
put node such that, when a current flows through the analog 
current output node, substantially the same current flows 
through the resistive element to generate an analog voltage 
output. 
8. The digital-to-analog converter of claim 7 wherein the 
resistive element is coupled to the analog current output node. 
9. The digital-to-analog converter of claim 1 further com-
prising: 
an amplifier having a first input coupled to source terminals 
of the plurality of transistors, a second input coupled to 
a reference voltage node and an output; and 
a resistive element coupled between the first input and the 
output of the amplifier. 
10. A method of converting a digital value into an analog 
signal, the method comprising: 
18 
12. The method of claim 11 wherein the predetermined 
relationship is at least one of: a binary weighted relationship, 
an exponential relationship, and a logarithmic relationship. 
13. The method of claim 10 wherein providing bits of the 
digital value to gate terminals of the floating-gate transistors 
to selectively enable respective component currents to flow 
through the floating-gate transistors comprises providing 
each bit of the digital value to the gate terminal of a respective 
one of the floating-gate transistors in either a first logic state 
10 or a second logic state to either enable the component current 
to flow or disable the component current from flowing, 
respectively, in the one of the floating-gate transistors. 
14. The method of claim 10 wherein summing the compo-
nent currents comprises conducting each of the component 
15 currents through a common node. 
15. The method of claim 10 further comprising conducting 
the analog output current through a resistive element to gen-
erate an analog voltage output. 
16. An apparatus for converting a digital value into an 
20 analog signal, the apparatus comprising: 
25 
a plurality of floating-gate transistors; 
means for programming floating gates of a plurality of 
floating-gate transistors to respective charge levels; 
means for providing bits of the digital value to gate termi-
nals of the floating-gate transistors to selectively enable 
respective component currents to flow through the float-
ing-gate transistors; and 
means for summing the component currents to generate an 
analog output current, the analog output current being 
proportional to a reference current generated by a refer-
ence current source comprising floating-gate transistors. 
programming floating gates of a plurality of floating-gate 30 
transistors to respective charge levels; 
17. The apparatus of claim 16 wherein the reference cur-
rent source is a current mirror comprising floating-gate tran-
sistors, wherein the reference current is determined by a 
35 floating-gate charge programmer. 
providing bits of the digital value to gate terminals of the 
floating-gate transistors to selectively enable respective 
component currents to flow through the floating-gate 
transistors; and 
summing the component currents to generate an analog 
output current, the analog output current being propor-
tional to a reference current generated by a current 
source comprising floating-gate transistors. 
11. The method of claim 10 wherein programming floating 
gates of a plurality of floating-gate transistors to respective 
charge levels comprises programming the floating gates to 
charge levels that are different from one another to establish a 
predetermined relationship between the component currents. 
40 
18. The apparatus of claim 17 wherein the floating-gate 
charge programmer is configured to program the floating 
gates to charge levels that are different from one another to 
establish a predetermined relationship between the compo-
nent currents. 
19. The apparatus of claim 18 wherein the predetermined 
relationship is at least one of: a binary weighted relationship, 
an exponential relationship, and a logarithmic relationship. 
* * * * * 
